In 0:4 AlAs/In 0:35 GaAs metamorphic high-electron-mobility transistors (MHEMTs) have been successfully fabricated. In order to reduce the surface effects on the barrier layer, Si 3 N 4 layer passivation by remote plasma-enhanced chemical vapor deposition (PECVD) is utilized, which might suppress the surface trap density in side-recessed region and reduce the parasitic resistance. The device simulation was performed to derive the effects of surface trap in the side-recessed region. As the surface trap density decreases, I D.max increases because of the stabilization of the surface states in the side-recessed region. This result indicates that the increases of g m.max and I D.max are related with both the reduction of parasitic resistance and the gate-sinking effect. The fabricated 100 nm MHEMTs with the passivated of Si 3 N 4 layer exhibited excellent characteristics such as a maximum extrinsic g m.max of 740 mS/mm and a cut off frequency ( f T ) of 210 GHz.
Introduction
For low noise and power applications in the millimeter wave range, an InAlAs/InGaAs metamorphic high-electronmobility transistor (MHEMT) on a GaAs substrate is a good alternative to a GaAs PHEMT or an InP HEMT. For 77 GHz millimeter-wave monolithic integrated circuit (MMIC) applications, the epitaxial layer with indium contents of the channel and the barrier in the range of 30 -40% can lead to optimum millimeter wave noise and power characteristics. [1] [2] [3] [4] However, a high aluminum mole fraction in the barrier may result in the instability of the surface due to surface traps in the gate-side recessed region, which can result in the degradation of MHEMT's. Therefore, for the high performance and better reliability of the MHEMT's, devices must be passivated with a dielectric layer such as a Si 3 N 4 layer. However, the passivation by conventional plasma-enhanced chemical vapor deposition (PECVD) and high-density inductively coupled chemical vapor deposition (ICPCVD) induces slight decreases of both I D.max and g m because of damage occurring during the passivation process, thereby also degrading RF performance. 5, 6) In this paper, in order to reduce the effects of surface traps on the barrier layer, Si 3 N 4 layer passivation with low damage by remote PECVD is utilized, which might suppress the formation of surface traps in the side-recessed region. The fabricated 100 nm MHEMT's with the passivated Si 3 N 4 layer exhibited excellent characteristics such as a maximum extrinsic transconductance (g m.max ) of 740 mS/mm and a cut off frequency ( f T ) of 210 GHz. No significant changes were observed in the RF performances of MHEMT's after the passivation because the g m.max increased, thereby compensating the increase of the parasitic capacitance.
Device Fabrication
In 0:4 AlAs/In 0:35 GaAs MHEMT's layers were grown by MBE on a GaAs substrate (Fig. 1) 
Ge/Au/Ni/Au ohmic contacts were deposited and alloyed by rapid thermal annealing at 300 C for 30 s. The devices were fabricated with a double recess scheme for a higher breakdown performance. 100 nm T-gates were defined by e-beam lithography using a ZEP/poly(demethylglutarimide) (PMGI)/ZEP trilayer. Selective gate recess etching was employed using a mixture of succinic acid, ammonia, and hydrogen peroxide. In order to remove the native oxide layer, devices were exposed to Ar plasma. 7) The gate metal of Ti/Pt/Au was evaporated. The ultra high-vacuum remote PECVD system with a base pressure of about 10 À8 Torr could reduce the amount of impurities such as oxygen and humidity that cause the degradation of quality of the layer. In addition, the long distance between the plasma and the substrate enabled us to achieve low plasma damage. The deposition rate was about 15 Å /min. Finally, devices were passivated with Si 3 N 4 of 1200 Å , which was grown by remote PECVD at 190 C and a RF power of 50 W (Fig. 2) .
Device Performance and Simulation
In 0:4 AlAs/In 0:35 GaAs MHEMT's on a wafer were characterized for DC and RF performances. The DC currentvoltage and the extrinsic g m curves are shown in Figs. 3 and 4, respectively. After the passivation, I D.max increased from 650 to 840 mA/mm and g m.max reached 740 mS/mm. This was due to a reduction of the source resistance by 30% compared with that of the device before the passivation. The forward turn-on voltages (V turn-on ) before and after the passivation were 1.3 and 0.9 V, respectively. In addition, the gate-to-drain breakdown voltages (BV GD ) before and after the passivation were 8.4 and 6.2 V, respectively. Both V turn-on and BV GD were defined at the gate current of 1 mA/mm. It should be noted that the decreases of both BV GD and V turn-on after the passivation are probably attributed to both the gatesinking effect and the reduction of parasitic resistance by the suppression of the formation of surface traps in the siderecessed region.
Small-signal S-parameters were measured from 0.5 to 50 GHz. Table I shows the dependence of the device performance on the passivation of the Si 3 N 4 layer. With small-signal modeling, devices before and after the passivation showed an intrinsic g m.max of 800 and 940 mS/mm, respectively. Note that the increase of the intrinsic g m.max and the positive shift of the threshold voltage (V th ) after the passivation indicate gate sinking due to the thermal stress during the passivation, which reduces the gate-to-channel distance. Generally, the occurrence of gate sinking might cause the increase of g m.max and the decrease of I D.max . 8) In this paper, although the gate sinking occurred after the passivation, the I D.max increased. This result indicates that the increases of g m.max and I D.max are related with both the reduction of parasitic resistance and the gate-sinking effect. We concluded that the reduction of the parasitic resistance by the suppression of the formation of surface traps is the main reason for the performance enhancement of the device with the passivation, because the increase in I D.max is as high as 190 mA/mm.
As shown in Table I , the intrinsic g m.max increased by about 17%, and the gate-to-source capacitance (C GS ) also increased by 16% after the passivation. As a result, the f T after the passivation was comparable to that before the passivation, because the intrinsic g m increased, thereby compensating the increase of (C GS ). Unlike the f T , the maximum oscillation frequency ( f max ) after the passivation slightly decreased owing to the increase of the gate-to-drain capacitance (C GD ). Figure 5 shows the RF characteristics of the MHEMT after the passivation. The device after the Table I . Summary of device performances before and after the passivation. passivation showed a f T of 210 GHz, which was extrapolated from the current gain (H 21 ) at a drain voltage V DS of 0.8 V and a gate voltage V GS of À0:6 V, and a f max of 280 GHz, which was extrapolated from the maximum available gain (MAG) at a gate voltage of V GS ¼ À0:6 V, and at a drain voltage of V DS ¼ 1:6 V. The device simulator was used to derive the surface trap effects in the side-recessed region. For a surface trap model, we assumed an electron trap level with an activation energy of 0.47 eV, which was widely reported as the electron trap level in InAlAs layers, 9) and a capture cross section of 3 Â 10 À14 cm 2 . Figure 6 shows the simulated transfer curves of the 100 nm MHEMT with various surface trap densities in the gate-side recessed region. As the surface trap density decreases, the I D.max increases owing to the stabilization of the surface trap density in side-recessed region. However, the slightly negative shift of the V th was observed in the simulation as the surface trap density decreased. This was due to the fact that the effect of the gate sinking was not taken in account. These results are consistent with the increases of both the g m.max and the I D.max after the passivation.
Conclusions
In this paper, 100 nm T-gate In 0:4 AlAs/In 0:35 GaAs MHEMT's with Si 3 N 4 layer passivation by remote PECVD have been successfully fabricated and investigated by device simulation. Through the formation of a passivated Si 3 N 4 layer with low damage on the gate-side recessed region, we could reduce the surface trap effect and improve the performance of MHEMT's. We concluded that the reduction of parasitic resistance by the suppression of the surface trap density is the main reason for the enhancement of the performances of the device with the passivation, because the increase in I D.max is as high as 190 mA/mm. The fabricated 100 nm MHEMT's with a passivated Si 3 N 4 layer exhibited excellent characteristics such as a g m.max of 740 mS/mm and a f T of 210 GHz. These performances of MHEMT's might be potentially useful for high-performance MMIC application such as 77 GHz automotive radars. 
